WHAT IS CLAIMED IS:

1

2

3

4

5

6

7

8

1 1 5

1

2

1

2

1		• ,,		1 1	
ľ	Αn	innut/o	iifniif :	huh i	comprising:
. .	* ***	mpaco	uipui,	uuo,	COMPLICATION.

an inbound ordering queue (IOQ) to receive inbound transactions, wherein all read and write transactions have a transaction completion, peer-to-peer transactions are not permitted to reach a destination until after all prior writes in the IOQ have been completed, and a write in a peer-to-peer transaction does not permit subsequent accesses to proceed until the write is guaranteed to be in an ordered domain of the destination; an IOQ read bypass buffer to receive read transactions pushed from the IOQ to

an IOQ read bypass buffer to receive read transactions pushed from the IOQ to permit posted writes and read/write completions to progress through the IOQ;

an outbound ordering queue (OOQ) to store outbound transactions and completions of the inbound transactions, and to issue a write completion for a posted write;

an OOQ read bypass buffer to receive read transactions pushed from the OOQ to permit the posted writes and the read/write completions to progress through the OOQ; and an unordered domain to receive the inbound transactions transmitted from the IOQ and to receive the outbound transactions transmitted from an unordered protocol.

- 2. The input/output hub according to claim 1, wherein the IOQ does not permit the inbound read and write transactions to bypass inbound write data.
- 3. The input/output hub according to claim 1, wherein the unordered protocol is a coherence interface.

1	4.	The input/output hub according to claim 3, wherein the coherent interface is a
2	Scalability Po	ort.
1	5.	An input/output hub, comprising:
2		an ordered domain, including:
3		an inbound ordering queue (IOQ) to receive and transmit inbound
4		transactions, wherein inbound read and write transactions are not permitted to
5		bypass inbound write data, all the read and write transactions have a transaction
6		completion, peer-to-peer transactions are not permitted to reach a destination until
7789910 111111212		after all prior writes in the IOQ have been completed, and a write in a peer-to-peer
= 8		transaction does not permit subsequent accesses to proceed until the write is
<u></u> 9		guaranteed to be in an ordered domain of the destination,
10		an IOQ read bypass buffer to receive read transactions pushed from the
1		IOQ to permit posted writes and read/write completions to progress through the
12		IOQ,
13		an outbound ordering queue (OOQ) to store outbound transactions and
14		completions of the inbound transactions, and to issue a write completion for a
15		posted write, and
16		an OOQ read bypass buffer to receive read transactions pushed from
17		the OOQ to permit the posted writes and the read/write completions to progress
18		through the OOQ; and

19

an unordered domain, in communication with an unordered protocol, including:

1	12.	An input/output system, comprising:
2		an ordered domain, including:
3		an inbound ordering queue (IOQ) to receive and transmit inbound
4		transactions, wherein inbound read and write transactions are not permitted to
5		bypass inbound write data, all the read and write transactions have a transaction
6		completion, peer-to-peer transactions are not permitted to reach a destination until
7		after all prior writes in the IOQ have been completed, and a write in a peer-to-peer
8		transaction does not permit subsequent accesses to proceed until the write is
9		guaranteed to be in an ordered domain of the destination,
io		an IOQ read bypass buffer to receive read transactions pushed from the
		IOQ to permit posted writes and read/write completions to progress through the
4I2		IOQ,
		an outbound ordering queue (OOQ) to store outbound transactions and
13 14 15		completions of the inbound transactions, and to issue a write completion for a
15		posted write,
16		an OOQ read bypass buffer to receive read transactions pushed from the
17		OOQ to permit the posted writes and the read/write completions to progress
18		through the OOQ;
19		an unordered domain, in communication with an unordered protocol, including:
20 ,		an inbound multiplexer to receive the inbound transactions from the
21		ordered domain to the unordered protocol, and
22		an outbound demultiplexer to receive the outbound transactions from the
23		unordered protocol to the ordered domain;

24		a Producer-Consumer ordered interface in communication with the ordered
25	domai	n;
26		an input/output device connected with the Producer-Consumer ordered
27	interfa	ace; and
28		a coherent interface within the unordered protocol in communication with the
29	unorde	ered domain.
1	13.	The input/output system according to claim 12, wherein the coherent interface is a
2 10 11	Scalability Po	ort.
: 1 : 1 : 1	14.	The input/output system according to claim 12, wherein the input/output device is
12 112	a Peripheral (Component Interconnect (PCI) device.
1	15.	The input/output system according to claim 12, further including an intermediary onnecting the Producer-Consumer ordered interface and the input/output device.
and.		
1	16.	An input/output system, comprising:
2		an ordered domain having a first functional block and a second functional block,
3	where	in the first functional block and the second functional block each include:
4		an inbound ordering queue (IOQ) to receive inbound transactions, wherein
5		inbound read and write transactions are not permitted to bypass inbound write
6		data, all the read and write transactions have a transaction completion, peer-to-
7		peer transactions are not permitted to reach a destination until after all prior writes

8 in the IOQ have been completed, and a write in a peer-to-peer transaction does 9 not permit subsequent accesses to proceed until the write is guaranteed to be in an 10 ordered domain of the destination, 11 an IOQ read bypass buffer to receive read transactions pushed from the 12 IOQ to permit posted writes and read/write completions to progress through the 13 IOQ, 14 an outbound ordering queue (OOQ) to store outbound transactions and completions of the inbound transactions, and to issue a write completion for a 15 posted write, 16 17 18 20 21 22 23 an OOQ read bypass buffer to receive read transactions pushed from the OOQ to permit the posted writes and the read/write completions to progress through the OOQ; an unordered domain, in communication with an unordered protocol, including: an inbound multiplexer to receive the inbound transactions from the ordered domain to the unordered protocol, and an outbound demultiplexer to receive the outbound transactions from the 24 unordered protocol to the ordered domain; 25 a first Producer-Consumer ordered interface in communication with the first 26 functional block; 27 a first input/output device connected with the first Producer-Consumer ordered 28 interface; 29 a second Producer-Consumer ordered interface in communication with the second 30 functional block;

3

1

31	a second input/output device connected with the second Producer-Consumer
32	ordered interface; and
33	a coherent interface within the unordered protocol in communication with the
34	unordered domain.

- 1 17. The input/output system according to claim 16, wherein the coherent interface is a 2 Scalability Port
 - 18. The input/output system according to claim 16, wherein the first input/output device is a Peripheral Component Interconnect (PCI) device.
 - 19. The input/output system according to claim 16, wherein the second input/output device is a Peripheral Component Interconnect (PCI) device.
 - 20. The input/output system according to claim 16, further including a first intermediary device interconnecting the first Producer-Consumer ordered interface and the first input/output device.
- 1 21. The input/output system according to claim 16, further including a second 2 intermediary device interconnecting the second Producer-Consumer ordered interface and the 3 second input/output device.
 - 22. A computer system, comprising:

a plurality of processor units having access to caches;
a main memory;
a coherent interface to maintain coherency between the processor units and their
caches;
a scalability node controller interconnecting the processor units, the main
memory, and the coherent interface to control interface therebetween; and
an input/output hub in communication with the coherent interface, including:
an inbound ordering queue (IOQ) to receive inbound transactions, wherein
all read and write transactions have a transaction completion, peer-to-peer
transactions are not permitted to reach a destination until after all prior writes in
the IOQ have been completed, and a write in a peer-to-peer transaction does not
permit subsequent accesses to proceed until the write is guaranteed to be in an
ordered domain of the destination;
an IOQ read bypass buffer to receive read transactions pushed from the
IOQ to permit posted writes and read/write completions to progress through the
IOQ;
an outbound ordering queue (OOQ) to store outbound transactions and
completions of the inbound transactions, and to issue a write completion for a
posted write;
an OOQ read bypass buffer to receive read transactions pushed from the
OOQ to permit the posted writes and the read/write completions to progress
through the OOQ; and

- 24 an unordered domain to receive the inbound transactions transmitted from 25 the IOQ and to receive the outbound transactions from the coherent interface.
- 1 23. The computer system according to claim 22, wherein the IOQ does not permit the inbound read and write transactions to bypass inbound write data.
- 1 24. The computer system according to claim 22, wherein the coherence interface is an 2 unordered protocol.
 - 25. The computer system according to claim 22, wherein the coherent interface is a Scalability Port.